Contact me for VHDL or Verilog projects and assignments

Friday, November 13, 2015

Video tutorial on how to simulate a VHDL code using Xilinx ISE

This is the first video, in a series of video tutorials I am planning upload.

In this video, I want to show you

  1. how to create a new project.
  2. Add VHDL codes to it.
  3. Compile and simulate the codes.
  4. How to see internal signals in the waveform window.
I have used Xilinx ISE version 14.6 for this demo. The steps should be almost same in other Xilinx versions too.




No comments:

Post a Comment

Related Posts with Thumbnails