Contact me for VHDL or Verilog projects and assignments

Monday, March 8, 2010

Usage of components and Port mapping methods

      Suppose your design is a hierarchical model.This means that you have one top module which contains some sub-modules in it.For instance you can construct a full adder using two half adders.In this case your full adder is the top module and half adder is the sub module.
     As the full adder consists of two sub-modules, they have to be "introduced" first.This is done using a component declaration in which all module types which will be used, are declared. This declaration has to occur before the 'begin' keyword of the architecture statement.
    Now you have to tell the number of half adder's to be used.This is done by instantiating the declared component.Each component instance is given a unique name (label) by the designer, together with the name of the component itself. Component instantiations are done in the definition part of an architecture (after the keyword 'begin').
    Now you have to connect the component ports to the rest of the circuit.A keyword named "port map" is used for this purpose. It has to list the names of the architecture signals that shall be used in the sub-module.
Now let us understand this by an example.VHDL code is written for the following design.



--top module(full adder) entity declaration
entity fulladder is
    port (a : in std_logic;
            b : in std_logic;
           cin : in std_logic;
           sum : out std_logic;
           carry : out std_logic
         );
end fulladder;
--top module architecture declaration.
architecture behavior of fulladder is
--sub-module(half adder) is declared as a component before the keyword "begin".
   component halfadder
    port(
         a : in std_logic;
         b : in std_logic;
         sum : out std_logic;
         carry : out std_logic
        );
    end component;
--All the signals are declared here,which are not a part of the top module.
--These are temporary signals like 'wire' in Verilog.
signal s1,c1,c2 : std_logic:='0';

begin
--instantiate and do port map for the first half adder.
  HA1 : halfadder port map (
          a => a,
          b => b,
          sum => s1,
          carry => c1
        );
--instantiate and do port map for the second half adder.
 HA2 : halfadder port map (
          a => s1,
          b => cin,
         sum => sum,
         carry => c2
        );
carry <= c1 or c2;  --final carry calculation

end;


In the above method of port mapping we can map the input in any order.I mean whether "a=>s1" is given first or "b => c" is given first doesnt change the logic or generate an error.

Now let us see another method of portmapping.In this kind of port mapping replace all the contents between "begin" and "end" in the above program with the following two lines.

HA1 : halfadder port map (a,b,s1,c1);
HA2 : halfadder port map (s1,cin,sum,c2);
carry <= c1 or c2;
The order in which we write the signal names inside the brackets are important here.This method, if carefully
written is a great way to reduce unnecassary length of the code.

Note :- Components are valuable part of design when it comes to hierarchical design.It is important to declare and instantiate them properly for your design to work correctly.

7 comments:

  1. If you have a big module and you are having many components then it is recommended to put these component definitions in a package file and call that package file in your port mapping file.This way you will have only instantiation stuff in top file.

    ReplyDelete
  2. @Ravindar : yeah..that's a nice way of handling components.. but I think entity instantiation is better than that method.If you are using entity instantiation then you need not even have component definitions in package.
    Read about entity instantiation here :
    http://vhdlguru.blogspot.com/2010/03/entity-instantiation-easy-way-of-port.html

    ReplyDelete
  3. "The order in which we write the signal names inside the brackets are important here.This method, if carefully written is a great way to reduce unnecassary length of the code."

    I disagree. I strongly believe this style should never be encouraged. Further, if you use a good text editor you can define code-folding points. this makes any large block of code the same as 1 line.

    The other reason to never use this style is because its easier to read and write code with the ports listed. Unless you are using notepad.

    ReplyDelete
  4. @Chris : You can disagree and use the coding style you like.But I am giving that option to coders.Let them choose the method themselves.

    ReplyDelete
  5. how to do cyclic pumping of 1024 point in FFT implementation on FPGA , genric code of vlsi for this

    ReplyDelete
  6. How to use component syntax if you want to use another architecture of halfadder?
    Sometimes I have different architectures of the same entity (sometimes slight different implementation for check how it works. By default ISE uses last one. Have you any clue without making new entity?

    ReplyDelete

Related Posts with Thumbnails